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Abstract
An internal gettering process to collect and trap potentially harmful defects in the bulk of the
silicon wafer, away from the surface where the integrated circuits are fabricated, has been
developed in this work. This gettering process was then incorporated into the standard metal gate
PMOS process utilized at RIT. Capacitors and diodes were electrically characterized to compare
wafers that were gettered versus wafers that were not gettered. Results show that gettering did
improve device characteristics, but only in the center of the wafers. The experimental results
indicate that the diffusion of impurities from the furnace tube and quartz boat is competing with
the gettering process during the lengthy furnace times. As a result, devices near the perimeter of
the wafer exhibit poorer electrical characteristics after gettering when compared with the
standards. This work shows that gettering will improve device performance, but only when
accompanied by attention to furnace contamination. Gettering alone will not guarantee a better
device.
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CHAPTER 1
INTRODUCTION
In the past low IC device yields and questionable quality were common.
These days computers and consumer electronics no longer dominate IC
consumption. The chips are now designed into kitchen appliances, automobiles,
telecommunications, medical equipment, to name a few applications. As an
example, Ford Automotive Electronics Group utilizes a microcontroller in their
airbag safety system [1]. The controller senses signals from an accelerometer and
determines when to deploy the airbag. If this IC fails, human lives are at stake.
Thus, the IC manufacturer who supplies an inferior product for this system will
eventually either fail due to competition and/or costly lawsuits, or improve quality
and reliability. High yield and reliability are critical goals for semiconductor
manufacturers competing for today's expanding IC market.
IC Manufacturing requires many steps and processes, and each of these
steps can contribute a killer defect which will destroy the functionality of the
particular device. Device yield is determined by the number of devices that are
functional on the single crystal silicon substrate or wafer relative to the total
number fabricated. Manufacturing costs are the same whether the wafer has a high
or low device yield. High yields are desired not only because they suggest higher
quality but, more importantly, because more IC's will be sold from the same wafer,
thus making the IC manufacturer more profitable. For example, if 1% of
the
devices on a wafer suffer a killer defect for each manufacturing step then the yield
for a 30 step process is 75%. Similarly, a 60 step process would exhibit 54%
yield, and a 200 step process would yield just 13%!! If 200 microprocessors,
which sell for $500 apiece, can be manufactured on a single wafer, each wafer is
potentially worth S100K (assuming 100% device yield). A 50 wafer lot of the
microprocessors has a potential revenue of 5 million dollars. If the process only
yields 10%, there is a 4.5 million dollar loss in potential revenue. Thus yield
enhancement is very important to IC manufacturers.
Many techniques have been utilized to improve yield. These include
redesigning circuit layouts, improving manufacturing processes, upgrading
equipment, acquiring new engineers, etc. One area of concern is contamination in
the silicon substrates used for 95% of semiconductor products produced today.
We will focus on controlling contaminants in silicon, which are unwanted impurity
atoms and/or defects incorporated into the silicon crystal. These contaminants
when incorporated into the silicon crystal, affect electrical conduction.
The energy band model is a simple tool which helps explain conduction.
Conduction is possible only when there are electrons in the conduction band (E >
Ec), or there are holes in the valence band (E < Ey). IC's operate by engineering
the concentrations of these free electrons and holes above their thermally
generated level. This is accomplished via doping. P-type dopants such as Boron
introduce energy levels slightly above Ev. Thus little energy is required for
an
electron to reach this level, ionize the atom and create a hole. N-type dopants like
Phosphorous produce energy levels near Ec. In this case little energy is required
for an electron occupying this state to reach the conduction band, leaving a
positively ionized atom. This is illustrated in Figure 1. Energy levels near
midgap, about half way between Ev and Ec, can be created by the presence of
contaminants incorporated into the silicon lattice. These intermediate energy
states aid electrons in jumping from the valence band, thus creating a hole. The
same electron can then jump to the conduction band. Conversely, a conduction
band electron may fall back to the midgap state and recombine with a hole. These
are referred to as recombination/generation processes. The creation or loss of
electrons and holes due to recombination/generation produce unwanted leakage
currents. Leakage currents in IC's are very detrimental to yield. Figure 2
illustrates some common contaminants and their position in the silicon band gap.
To illustrate the effects of contamination, a recent experiment studied the
changes in minority carrier lifetime due to intentional Iron contamination. The
minority carrier lifetime is a measure of the average time a excess minority carrier
can survive in a sea of majority carriers. Typical minority carrier lifetimes range
from lusec 1msec. The presence ofmetallic contaminants in the lattice shortens
lifetime as there are more sites for recombination. For the experiment, Iron was
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FIGURE 1: The silicon band model [2].
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FIGURE 2: Contaminant energy levels within the silicon band gap [3].
Energies are in eV relative to either valence band or conduction band edges.
introduced into silicon wafers using an ion implantation process. A high
temperature anneal followed the implant in order to diffuse the Iron through a
protective oxide into the silicon. It has been reported that Iron concentrations
above IE12 /cm3 in the silicon lattice begin to degrade lifetime [4]. Lifetime was
measured via Surface Charge Analysis discussed in Chapter 2. The data is shown
in Figure 3. The results clearly indicate a decrease in lifetime (xmin) as the iron
implant dose increases.
Contaminants are introduced into silicon in many ways. The facilities of
most silicon wafer manufacturers are not as clean as the IC fabrication factories
whom they supply. Thus contaminants are introduced into the silicon wafers
before IC devices are manufactured on them. Metal alloys such as stainless steel
are popular materials from which the expensive and intricate equipment used for
IC fabrication is constructed. These are excellent sources for contaminants such
as Iron, Chrome, Nickel and other alloy metals. The use of chlorine containing
gases and acids enhances contamination from stainless steels as the passive oxide
film which protects stainless steel breaks down in the presence of chlorine ions
[5]. Chemicals used for cleaning and etching contain small levels of
contaminants. The level of contamination depends on the particular grade that is
being used. PPM, PPB, and PPT grades contain contaminants in the parts per
million, parts per billion, and parts per trillion concentrations, respectively. The
cost of these chemicals increases with decreasing contamination concentrations.
Metal vacuum chucks are used to hold wafers during processing, placing metals in
direct contact with the wafer backside. Human interaction with silicon wafers
during manufacturing is also a major source of contamination. Skin flakes, direct
contact, even exhaled breath contain a multitude of contaminants.
160
150
140
130
120
5- 11
0)
Minority Carrier Lifetime vs. Fe Implant Dose (after anneal)
3
.___y _,,
if ^V
<> *S
1 J_v 1
90
80
70
60
50
40
1E+10 1E+11 1E+12
Fe Implant Dose (/cm2)
? Ts Ave
Log. (Ts Ave)
R2
= 0.9197
1E+13
FIGURE 3: Effect of Iron implant dose on minority carrier lifetime.
Many precautions are taken to prevent contaminating silicon wafers.
These are necessary considering the multitude of contamination sources that exist
in the fabrication area. Some of these include clean room suits, face guards, and
gloves to protect from human contact, processing utilizing only high purity
chemicals and gases, and frequent cleaning of vacuum chucks and metallic
components to prevent corrosion. These precautions though necessary are not
sufficient to protect IC's from yield loss due to contamination.
Gettering is a process where contamination is physically or chemically
removed from the crystalline substrate. The use of chlorine containing gasses to
react with and remove contaminants from the wafer surface is referred to as
chemical gettering. This is typically done in a high temperature furnace where the
reaction products, mainly metal salts, are volatile and removed via the exhaust.
Physical gettering involves trapping contamination via the creation of crystalline
defects. Impurity atoms within the silicon lattice will move to these defect sites to
reduce free energy [6]. Crystalline damage may be created intrinsically or
extrinsically. Extrinsic gettering occurs when the wafer backsides are
intentionally damaged. This can be accomplished in many ways. For example,
some silicon wafer suppliers deposit a thin polysilicon film on the backside. This
film is filled with crystalline defects which act as gettering sites. In intrinsic
gettering (IG) the damage is created internally. This is accomplished by utilizing
the relatively high interstitial oxygen concentration in the silicon wafer to produce
Si02 precipitates. Precipitate formation produces other effective crystalline
defects such as self interstitials and stacking faults. Figure 4 illustrates the
different types of gettering [6].
This work focused on internal gettering as a mechanism for removing
contamination. In Chapter 2, the background and theory of internal gettering is
discussed in detail. Experimental procedures for this project are discussed in
Chapter 3. Results and discussion are discussed in Chapter 4. Chapter 5 includes
conclusions and recommendations for future work.
Contaminants
HC1, TCE
Chemical.
Gettering I
_ 9 1 __ ? ___-
r
i epi. si
Dinuded J
Zone Intrinsic Gettering
*
! Silicon
i Wafer
\ Internal
defects
Stress. Delects
q^^ * ffftl ff? 1, ' '7 /r"-/
poly-Si film SigNj film
i i i
'
i
i i
f | | P diffusion
Ign implantation
Laser irradiation
Sano-blasting
Mehanical ab'ds>an
i Extrinsic Gettering ;
J
FIGURE 4: The various forms of gettering [6].
CHAPTER 2
BACKGROUND AND THEORY OF DEFECT CONTROL IN
SILICON
Silicon wafer substrates contain oxygen incorporated interstitially within
the crystalline lattice. This occurs during fabrication of the silicon ingot by the
Czochralski (Cz) growth method [7]. In this method molten silicon (~1410C) is
contained within a quartz (SiOa) crucible. The reaction between the silicon melt
and the crucible yields SiO. A portion of the SiO dissolves into the melt and
remains in the crystal forming an oxygen solid solution with silicon. Figure 5 is
a partial phase diagram for the Si-0 system. Typical interstitial oxygen
concentrations, [O];, range between 20 and 40 parts per million silicon atoms
(ppma). Float zone (FZ), another crystal growth method, is used to produce
silicon wafers with little or no interstitial oxygen.
A benefit of interstitial oxygen in silicon is increased mechanical strength
[8]. Oxygen fills the voids between silicon atoms in the crystal. This produces
lattice strain that makes the crystal more rigid. Silicon wafers with little or no
interstitial oxygen are very brittle. Another benefit is the formation of Si02
precipitates. Contaminants in the lattice are trapped by the precipitates and other
crystalline defects produced when they form. This trapping of contaminants by
Si02 precipitates is the intrinsic gettering process mentioned in Chapter 1.
1400-
FIGURE 5: Si-O Partial phase diagram [6].
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FIGURE 6: Example of precipitation s-curve. Bulk defect density vs. [0]i [6]
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Figure 5 shows that as the Si crystal is cooled the solubility of oxygen in
Si decreases. Precipitation is caused when the solid solution of oxygen in silicon
becomes supersaturated. A supersaturated solution of oxygen in silicon is
produced when the crystal is cooled trapping interstitial oxygen before it escapes.
Precipitation, the formation of Si02 nucleates, may occur in a Si crystal
supersaturated with oxygen. In general, the amount of precipitation is related to
the degree of supersaturation, [0]i, cooling rate, and other factors. Formation of
the precipitates will generate silicon self-interstitials (point defects) which are a
source of area defects such as stacking faults, dislocation dipoles, and dislocation
loops.
As stated above the amount of supersaturation is dependent upon [0]j. At
low [O]; the degree of supersaturation required to produce precipitates cannot be
attained. Precipitation is not observed below a critical [0]i of 14 ppma [9]. The
relationship between [0]j and the amount of precipitation can be explained by
the S-curve, shown in Figure 6. At high [O]; many precipitates form, due to the
greater degree of supersaturation. The bulk defect density on the y-axis is a
measure of the number of crystalline
defects/cm2
on a cross sectional area that
form about the precipitates.
Nucleation refers to the step in which precipitates are first produced. A
precipitate can be nucleated homogeneously or heterogeneously. Homogeneous
nucleation involves the formation of the nuclei through the supersaturation of the
11
oxygen solute. Heterogeneous nucleation results from nuclei formation at lattice
defects such as impurity atoms, vacancies, interstitials, and dislocations.
Heterogeneous nucleation is the dominant mechanism at low levels of
supersaturation. Nucleation is a thermal process which is typically performed in a
furnace using an inert ambient such as N2. The optimum temperature range for
nucleation has been shown to be between 650C and 750C [10].
Formation of a precipitate requires a free energy change, AG, as expressed
in Equation 1, [6] where V represents the volume of the precipitate, AGV the
Gibbs free energy per unit volume associated with formation, A the surface area
of the precipitate, and y is the surface energy per unit volume. The two terms in
the parentheses are volume strain energy terms; e is the strain energy per unit
volume of the precipitate and Re is a strain relaxation term.
AG = -V*AGv +A*Y+(V*e + Re) (1)
An infant precipitate is roughly 2.25X larger than the open space between
atoms in the lattice. Thus a large Gibbs volume free energy is needed to
compensate for the large strain and surface energies due to the space limitations.
At the optimum nucleation temperatures (650C 750C) the silicon lattice has
relaxed enough to allow the precipitate to form. At higher temperatures relaxation
will be greater but due to the increase in oxygen solubility the degree of
12
supersaturation will be less. Thus there is a tradeoff between lattice relaxation
and the degree of supersaturation during nucleation.
Substitutional impurities in the silicon lattice affect precipitation. Dopants
such as Boron push the S-curve toward lower [0]i values, thus precipitation is
made easier. This is due to the relative size of the Boron atom compared to
Silicon. Boron is smaller and this creates more open space in the lattice, thus
there is less strain and surface energy in the crystal which implies that a lower
Gibbs volume free energy is required for nucleation. This is why heterogeneous
nucleation dominates at a low degree of supersaturation. A larger gap in the
lattice may be created due to the presence of a defect or impurity.
Larger impurity atoms such as Arsenic have the opposite effect. These
atoms create more strain and surface energy and shift the S-curve to the right.
Thus a larger Gibbs volume free energy is required for formation of a precipitate.
Electronic device manufacturing requires defect free silicon. Precipitates
can degrade or ruin device performance. If a precipitate forms at a P-N junction or
at the silicon surface near a gate oxide dielectric layer these structures may be
ruined or prematurely fail. Additionally, precipitates may also act as carrier
recombination sites [11]. These problems contribute to both yield loss during
manufacturing and customer reliability failures. Thus an area of oxygen free
silicon (minimal concentration [0]j < 14 ppma) is desired near the wafer surface
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prior to nucleation. This will prevent precipitate formation in the region of the Si
wafer utilized for IC devices. The area of oxygen free silicon is referred to as a
denuded zone (DZ). The process which creates the denuded zone is referred to as
denuding.
Denuding is performed in a furnace at high temperatures (~1000C to
1200C) in an inert ambient (N2 or Ar) with less then 1% oxygen (02). Some
oxygen is required to protect the silicon surface from reacting with the nitrogen
due to the high temperature. This oxygen deficient ambient creates a
concentration gradient between the oxygen in the silicon and the furnace tube. At
these temperatures the diffusivity of oxygen is quite large, thus oxygen near the
silicon surface out diffuses. Figure 7 illustrates calculated oxygen outdiffusion
profiles for several denuding processes. All profiles demonstrate the reduction in
[O]; near the wafer surface. Denuding time and temperature are important. With
increased time more surface oxygen outdiffuses creating a deeper denuded zone.
Higher temperatures have the same effect, because diffusivity increases with
temperature.
Intrinsic gettering (IG) is a two step denuding-nucleating process to first
form the denuded zone and secondly, the bulk precipitates. An additional step
may be required to grow the precipitates larger. An example of such a process is
illustrated in Figure 8.
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Nucleation, the second step in an IG process, is required for precipitate
formation. As stated above the optimum temperature ranges between 650C and
750C. In order for a nuclei to grow it must be larger than the critical radius (rcrit),
which depends on [0]i and increases with higher process temperatures. Nuclei
smaller than rCnt will dissolve into a solid solution. This is summarized in Figure 9.
In IC processing many more thermal steps follow the denuding-nucleating
cycle. These are the diffusions, oxidations, CVD (Chemical Vapor Deposition)
processes which are used to build the devices. These processes will affect the
precipitates depending on rcrjt. They could either grow larger or dissolve during
the high temperature processes such as diffusion and oxidation (~900C -
1200C). Thus the nucleation step must produce some precipitates large enough
to grow at high temperatures. Lower temperature processes (~400C - 800C)
such as LPCVD polysilicon, silicon nitride and oxides will nucleate more
precipitates. Again, these precipitates may dissolve or grow larger in higher
temperature processes which follow (depending on critical radius). Figure 10
illustrates a typical thermal sequence for an IC fabrication process. Notice that the
first step is a denuding-nucleating process (Initial Oxide).
The final wafer cross-section following the entire IC fabrication process
should possess a denuded zone near the surface and many bulk precipitates.
16
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An illustration of a typical wafer cross-section is shown in Figure 11. Notice that
the denuded zone is deeper than the device depth. Engineering the denuded zone
depth is important. If the denuded zone is too shallow precipitates may form at
the junctions of deep diffusions (typically many microns deep). It has also been
reported that the bulk precipitates serve to isolate IC devices [14]. If the denuded
zone is too deep isolation may be insufficient. The amount of precipitation is also
important. Too little precipitation causes insufficient gettering. Too much
precipitation may produce precipitates within the denuded zone. Gettering
efficiency depends on how much contamination is removed without impacting
device performance. This is maximized by analyzing IC device yield versus the
amount of precipitation. Figures 12 and 13 illustrate device yield versus amount
of precipitation and the s-curve.
Several techniques can be utilized to evaluate an IG process. Electron and
optical microscopy may be used to inspect wafer cross sections for the denuded
zone and bulk defects. A special chemical etch can be utilized to highlight the
defects. The etch preferentially removes silicon in areas of high stress or strain.
Some common formula's for preferential etch solutions are located in Table 1.
18
FIGURE 11: Wafer cross-section with denuded zone and bulk defects [13].
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ASTM standards F120-75 and F121-83 specify an IR absorption technique
which is utilized to measure [0]i in silicon wafers [17, 18, 19]. The full width at
halfmaximum (FWHM) of the oxygen-in-silicon band at 300K is 312u.m (in
wave numbers, 32 cm'1). A calibration constant related to the absorption
coefficient, a, has been developed through the use of vacuum fusion techniques
for the determination of oxygen concentrations in silicon. The absorption
coefficient, a, is calculated via Equation 2 where x denotes the wafer thickness, I0
the initial intensity and I the transmitted intensity. [O], at 300K is then
determined via the calibration constants in Equations 3a and 3b.
a = (1/x) ln(Io/I)
[0]j (ppma) = 4.9 a
-3[0]j (cm) = 2.45E17 a
(2)
(3a)
(3b)
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Etch Name SCHIMMEL SECCO SIRTL WRIGHT
Etch Composition Stock Solution: Stock Solution: Stock Solution: Mix2g
Dissolve 75g Cr03 in Dissolve 44g 50g of Cr03 to Cu(N03)23H20
sufficient H2O to K2Cr207 in 100ml H20. To (reagent grade)
make 1000ml of 1000ml H20. To use mix 1 part in 60ml H20
solution. To use use mix 1 part stock solution to (deionized).
samples with stock solution to 2 1 part 49% HF Then add (in any
resistivities greater parts 49% HF. immediately order):
than 0.2ohm-cm: prior to use. 60ml 49% HF
mix 1 part stock 30ml 69% HNO3
solution to 2 parts 30ml 5M Cr03
49% HF. To use for (1gCrCV2ml
samples with H2O)
resistivities less than 60ml Hac (Acetic
0.2ohm-cm: mix 1 acid-galatial)
part stock solution to Mixed Wright
2 parts 49% HF to Etch is stable for
1 .5 parts H20. 6weeks at room
temperature.
Etch Time 5 minutes for
resistivities greater
than 0.2ohm-cm. 15
minutes for
resistivities less than
0.2ohm-cm.
8- 10 minutes 3-5 minutes 10-15 minutes
Approximately
6pm removal of
defect material
per 5 minutes
etch.
Wafer Orientation <100> <100> <111> <100> or <111>
Dislocations Yes No Yes Yes
Slip or Lineage Yes No Yes Yes
Swirl Yes Yes Yes Yes
Etch Pits Yes Yes Yes Yes
Stacking Faults Yes Yes Yes Yes
Oxygen Defects Yes Yes Yes Yes
Agitation Moderate hand or Ultrasonic Moderate hand Moderate hand
mechanical or mechanical or mechanical
TABLE 1: Preferential etch solutions and their compositions [16].
FTIR may also be used to determine the amount of precipitation. This is
accomplished by measuring [0]i before and after precipitation (A[O]0 [20]. A[0]j
will reflect precipitation because [0]i decreases as it reacts with silicon to form
Si02. Thus it is not present to affect the absorption coefficient of the oxygen-in-
silicon band.
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Electrical evaluation is done via the testing of simple devices. MOS
capacitors and diodes can be fabricated utilizing the IG process. Capacitors can
be tested for maximum electrical field (Emax) and forced current breakdown (Qbd)
of the thermally grown oxide dielectric. If precipitation occurs near the surface or
high levels of contamination are present the capacitors will leak and break down
prematurely. Many mechanisms have been suggested for dielectric breakdown
[21,22]. These are related mostly to the presence of charges or charge traps in the
oxide or roughness of the silicon surface. Contaminants can produce oxide
charges and traps. Precipitates can cause roughness of the silicon surface.
Dielectric breakdown is broken into 3 modes. These are A, B, or C mode. A
mode breakdowns are categorized by a very low breakdown field. This may be
due to a direct short or pinhole through the dielectric. C mode breakdowns are
associated with the maximum field theoretically allowed by the dielectric. For a
good thermal oxide this is near 10 MV/cm. B mode failures are between A and C
modes. For a thermal oxide this is between 3 and 7 MV/cm. Capacitance-voltage
(CV) testing can be utilized to measure the amount of oxide charges and traps
[23]. Capacitance-time (C-t) and Zerbst analysis are used to determine minority
carrier lifetime (Xmin) [24], which is related to carrier recombination-generation
and may be used to determine the level of contamination or precipitation. Surface
Charge Analysis (SCA) is another technique that can be employed to evaluate
charges, traps and Tmin [25]. SCA makes use of the surface photovoltage (SPV)
response to a DC bias capacitively applied to the silicon substrate. In this
technique capacitors need not be fabricated.
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Diodes can be tested for junction leakage and breakdown. Increased
leakage and premature breakdown can be attributed to contamination or
precipitation at the P-N junction [26]. Additionally, the diode ideality factor (n)
can be used for evaluation. The ideality factor is calculated by measuring the
slope in the I-V curve for moderate levels of forward bias [27]. Recombination-
generation mechanisms due to contamination can affect the ideality factor. The
value of n should be near one for a high quality diode. The extraction of n from a
diode I-V curve is summarized in Equation 4 where kb is Boltzmann's constant, q
is the electron charge and T is temperature in Kelvin. Vi, V2, Ii and I2 are the
voltage and current measurements from the I-V curve.
n = (q/kbT) * (V2 - Vx) / ln(I2 / Ii) (4)
Another method used to evaluate an IG process is to study the I-V
characteristics of MOS transistors. Comparisons can be made between transistors
fabricated with and without the use of the process. Subthreshold slope
measurements determine the amount of carrier recombination or leakage that
occurs while the transistors are in the OFF state [28]. Transistors with a greater
subthreshold slope indicate a higher recombination rate. This is related to the
amount of contamination. The I-V characteristics of the transistors in the ON
state can also be compared. Leakage due to contamination will degrade the
operating characteristics.
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This research focused on engineering the surface and bulk defect densities
in single crystal silicon via internal gettering to enhance the electrical performance
of gate oxides and P-N junctions subsequently fabricated in the surface region of
the crystalline substrate. Chapter 3 covers the experimental procedures employed
in developing and characterizing the IG process, and Chapter 4 presents the
results.
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CHAPTER 3
PROCEDURES
This project was organized into three phases. Phase 1 involved developing
an IG process compatible with the silicon substrates and equipment at RIT.
Electrical evaluation ofMOS capacitors and P-N junction diodes fabricated with
and without the IG process was accomplished in phase 2. The original goal of
phase 3 was to study the effects of the IG process on subthreshold and I-V
characteristics ofMOS transistors. After completing phase 2 it was apparent that
the diodes suffered from parasitic effects due to positive charge in the field oxide.
This produced abnormally high leakage currents which masked the benefits of the
IG process. Therefore the revised goal of phase 3 was to repeat the diode
evaluation by making changes to the fabrication process which eliminated the
parasitic leakage currents.
PHASE 1 - IG PROCESS DEVELOPMENT
A small study was performed to determine the optimum nucleation
temperature. As previously mentioned, references indicated this temperature
somewhere between 650 and 750C. Therefore temperatures of 650, 700 and
750C were chosen. This would be the only factor of the experiment. The
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nucleation time was 4 hours. One boron doped p-type (Na ~ 1 X 10 cm ),
<100>, wafer was cleaved into quarters and scribed for later identification. Prior
to cleaving, the wafer received a buffered oxide etch (BOE) and spin rinse/dry.
One quarter was nucleated in N2 (5slm) at each temperature in the furnace tube
used for gate oxide growth. The fourth piece was kept for Infrared Spectroscopy
(IR) measurements of [0]j. Following nucleation the three nucleated wafer pieces
were processed together at 1050C for 5 hours in dry 02 (5 slm) to grow the
precipitates larger. Figures 14 and 15 summarize the furnace thermal cycles.
Following growth the oxide was removed via a BOE dip and spin rinse/dry. The
samples were subsequently cleaved into smaller pieces to expose the wafer cross-
section. A Wright etch was mixed and used to highlight the precipitates in the
cross sections. The etch composition is located in Chapter 2, Table 1. The
samples were etched for 10 minutes, rinsed in DI water, and dried via an N2 gun.
The samples were inspected by optical and scanning electron microscopy and
micrographs were acquired via both instruments. Later, an IR measurement of
[0]i was completed on the fourth piece at the Motorola MOS 3 IC fabrication
facility in Austin, Texas.
Following the nucleation study a two factor, three level factorial
experiment was designed to study the effects of combining denuding and
nucleation. The two factors were denudation time and nucleation temperature.
The nucleation levels were identical to the previous nucleation study. Table 2
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summarizes the factors and their levels, and Table 3 contains the group
information for the resulting 9 runs.
Denuding Time at 1 100 C Nucleation Temperature (4 hours)
2 hours 650C
6 hours 700C
10 hours 750C
TABLE 2: Two factor, three level factorial experimental design.
GROUP DENUDE @
1100 C
NUCLEATE (4
HOURS)
A 2 HOUR 650C
B 2 HOUR 700C
C 2 HOUR 750C
D 6 HOUR 650C
E 6 HOUR 700C
F 6 HOUR 750C
G 10 HOUR 650C
H 10 HOUR 700C
1 10 HOUR 750C
TABLE 3: Group versus IG process.
Three boron doped p-type substrates similar to that used in the nucleation
study were obtained and cleaned using a BOE dip and spin rinse/dry. Each
substrate was cleaved into four quarters and scribed. Special care was taken to
identify the samples with the wafer from which they came. This was to insure that
there was no confusion in the experimental results due to varying [0]j between the
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three wafers. One sample was randomly assigned to each run of the experiment.
One piece from each wafer was saved for subsequent [0]i measurements.
Denuding was performed in the gate oxide tube using a gas mixture of 95% N2
and 5% 02. A more dilute oxygen mixture was desired but this ratio was more
reasonable due to limitations in the 02 flow meter. In order for two gases to be
used simultaneously in the oxidation tube an N2 rotometer was installed. The
flow rates were 15slm N2 and 0.75slm 02. Only three denuding runs were
required due to blocking in the experimental design. Three samples each were
denuded at 1 100C for 2 hours, 6 hours, and 10 hours respectively. The samples
were introduced into the furnace at 800C before ramping to the denuding
temperature. This was to prevent nucleation prior to denuding, which may result
in precipitates that would have been large enough to grow instead of dissolving.
Nucleation was performed in the same tube following denuding. Again,
only three runs were required due to blocking. The samples, one each from the
denuding cycles, were nucleated for 4 hours in 5slm N2 at 650, 700, and 750C,
respectively. A three step cycle was utilized to grow the precipitates. This
consisted of 2 hours at 1000C in dry 02 followed by 5 hours at 1050C in N2 and
completed at 1 100C in N2 for 2 hours. Due to programming and time constraints
with the furnace equipment, the three steps were completed separately and
included performing the push/pull at 800C and ramp up and ramp down cycles.
Because of the relationship between rcnt and temperature it was believed that by
sequentially increasing the temperature for each process the precipitates would
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have a better chance of growing instead of dissolving. This thermal sequence may
not always be the case in a conventional IC process. The thermal cycles for this
experiment plus growth are summarized in Figures 16, 17, and 18.
Following the growth cycle the oxide was removed from the samples via a
BOE etch. The samples were rinsed in DI H20 and blown dry with N2. The
samples were then cleaved into smaller pieces to expose the wafer cross sections.
A 10 minute Wright etch was performed followed by DI H20 rinse and N2 dry.
The cross-sections were inspected via optical microscope and SEM, and both
optical and electron micrographs were taken. Later, IR measurements were
completed to determine [0]i on all samples (including the initial 3 wafers for the
nucleation study) at the Motorola MOS 3 IC fabrication facility in Austin, Texas.
The pictures and data were used to select an optimum IG process for use in phases
2 and 3. Analysis included determination of the denuded zone depth (DZD) and
bulk defect density (BDD cm"2). The chosen IG process was to be the 6 hour,
1 100C denude and 4 hour, 700C nucleation.
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PHASE 2 - MOS CAPACITOR AND DIODE EVALUATION
It was decided that three conditions would be utilized in the diode and
capacitor fabrication. These included fabrication without the IG process, with the
IG process, and with nucleation only (no denuding). As stated earlier a 6 hour,
1 100C denude and 4 hour, 700C nucleation were selected for the IG process.
The nucleate-only samples would be used to study the effects of precipitation in
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the device regions. Two device wafers were processed for each IG condition.
Thus a total of 12 wafers were required (6 capacitor and 6 diode).
Diode processing was accomplished using an existing 4 level metal gate
PMOS mask set. The mask set included the RIT PMOS test chip [29]. Only
levels 1, 3 and 4 were required for diode fabrication. These were diffusion,
contact cut, and metal, respectively. The PMOS process at RIT is designed to be
fabricated on an n-type substrate [30]. The substrate contact requires aluminum,
and sintered aluminum contacts to n-type substrates produce a diode. This is not
desirable for an ohmic contact and would have created a parasitic diode in series
with the designed diode. To achieve an ohmic contact between aluminum and n-
type substrate an additional n+ region is required in the contact areas. Conversely,
aluminum to p-type substrate produces an ohmic contact. Thus, the process was
modified for the use of p-type substrates and n-type doping to yield n+ to p
substrate diodes. Aluminum was deposited on the wafer backsides for substrate
contacts.
Several diodes have been designed into the test chip, four of which were
targeted for testing after fabrication. They were labeled diode 1 through diode 4,
and their layouts are shown in Figures 19 and 20. Diodes 1 through 3 possessed
the smallest diffusion areas. They were 15K, 6K, and 16K u.m2, respectively.
Diode 4 was the largest at 80.5K |im2. All were square or rectangular except
diode 3 which was L shaped.
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MOS capacitor fabrication was accomplished via the use of a capacitor
test mask. This mask yielded round and square capacitors ranging in area from
100K to 2M um2. Aluminum was deposited over gate oxide on p-type substrates
to produce the MOS structure. Aluminum was also deposited on the wafer
backsides for substrate contact after a BOE step was performed to remove the
backside oxide. The front side of the wafer was protected with photoresist during
this step.
Twelve boron doped p-type (Na ~ 1 X IO15 cm-3), <100> wafers were
obtained. The capacitor and diode wafers were scribed numbers 1 through 6.
Two wafers for each device were randomly selected for each IG condition. The
wafer assignments are summarized in Table 4.
IG Condition Capacitor Wafer # Diode Wafer #
No Getter 4,6 1,6
Getter 2,5 3,5
Nucleate Only 1,3 2,4
TABLE 4: Device wafer number versus IG condition.
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FIGURE 19: Metal gate PMOS diode design, diodes 1, 2, and 3 (1 to r). Diode
1 is between pads 1 and 7. Diode 2 is between pads 2 and 8. Diode 3 is
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FIGURE 20: Metal gate PMOS diode design, diode 4 is between pads 10 and 12.
35
Following scribe all wafers were RCA cleaned. The clean sequence
consisted of APM (ammonia / hydrogen peroxide mixture) heated to 75C for 10
minutes, cascade DI rinse, 50:1 HF 30 seconds, cascade DI rinse, HPM (HC1
peroxide mixture) heated to 75C for 10 minutes, cascade DI rinse, and spin
rinse/dry. Low particulate cleanroom grade chemicals were used. The RCA bath
composition and mixtures are located in Table 5. Special attention was given to
the chemical tanks. Each tank was rinsed twice then allowed to sit overnight in a
dilute HC1:DI water mixture. This was to minimize contamination from the
chemical clean.
Bath DI water Peroxide Acid/Base
APM 4700 ml 1000 ml 100 ml NH4OH
HPM 4700 ml 1000 ml 100 ml HC1
TABLE 5: RCA clean mixtures.
Following RCA clean the denuding cycle was performed in the gate oxide
tube. The wafers were loaded flat up and pushed into the tube at 800C in 5slm
N2 at 12 inches/minute. Only the capacitor and diode wafers which required the
entire IG cycle were processed. The furnace was ramped to 1 100C in the 95%
N2, 5% 02 mixture (15slm N2 and .75slm 02) using the 02 flow meter and N2
rotometer setup. After a 6 hour soak the furnace was cooled to 800C in 5slm N2
and the wafers pulled at 12 inches/minute. Prior to denuding an 02/TCA (tri-
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chloro ethane) clean was performed on the tube and a new quartz
boat at 1 125C
for 4 hours. This was done to remove as much metallic contamination as possible
from the furnace and boat by utilizing the chlorine in TCA to react with metals to
form a salt. At high temperatures the salt is volatile and removed via the exhaust.
The nucleation-only wafers were merged with the denuded wafers and all were
nucleated in the gate oxide tube at 700C for 4 hours in 5slm N2. Following
nucleation the oxide thickness on the denude-nucleated wafers was measured via
Nanospec. Surface Charge Analysis (SCA) was performed on both denude-
nucleated and nucleated only wafers. Oxide on the denude-nucleated wafers was
then removed via a BOE etch and spin rinse/dry.
All wafers were RCA cleaned in preparation for the 5000A wet
pattern/field oxidation. The wafers were loaded flat up and pushed at 800C in
5slm N2. The furnace was ramped to 1000C in 5slm dry 02. The wet oxidation
was performed by flowing 5slm 02 gas through a bubbler containing DI H20
heated to near boiling. The oxidation time was 90 minutes. After oxidation the
furnace was ramped to 1050C in 5slm N2 for a 1 hour anneal. Following the
anneal the furnace was cooled to 800C and the wafers pulled in 5slm N2. Oxide
thickness and SCA measurements were then performed. Besides growing an
oxide necessary to fabricate electrical devices this process also served to grow the
precipitates.
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Diffusion lithography, oxide etch, and n+ implant were completed on the
diode wafers using level 1 of the metal gate PMOS mask set. This consisted of
coating the wafers with Shipley 812 positive photoresist, exposing on a GCA 5X
g-line stepper at an energy of 180mJ/cm2, and developing in Shipley MF321
developer. After development the n+ areas were open in the photoresist coatings.
A BOE etch was performed to remove the field/pattern oxide over the n+ areas.
The etch time was calculated assuming an etch rate of 1000 A/minute and included
a 25% overetch. Following the etch and spin rinse/dry an inspection verified that
the oxide had been removed in the n+ areas. The n+ implant was completed on a
Varian low current ion implanter. A phosphorous dose (singly charged, 3 1 AMU)
of
5xl015 atoms/cm2
at HOKeV was performed to establish the n+ regions
Following the implant a 50 minute 300 Watt plasma 02 ash removed photoresist
from the diode wafers.
All wafers received an implant anneal to activate the dopant and restore
crystallinity. An RCA clean was necessary prior to the anneal. The wafers were
pushed at 800C in 5slm N2 and the furnace ramped to 1100C for a 15 minute
soak. Following the soak the furnace was ramped to 1000C in 5slm wet 02 for a
10 minute oxidation. After oxidation the furnace was ramped to 900C in 5slm N2
and the wafers pulled.
The diode wafers were again loaded into a furnace at 800C in 5slm N2 to
simulate the thermal sequence of the thin gate oxidation that the capacitor wafers
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would receive. Heavily doped material such as the diode wafers should not be
processed in the gate oxide furnace as the dopants may outdiffuse during the slow
growth and contaminate the tube. Thus the thermal cycle had to be simulated in a
another tube. The temperature was ramped to 1000C for a 20 minute soak. The
furnace was then cooled to 800C and the wafers pulled. Following the thermal
cycle nanospec oxide thickness measurements were made in the field and n+
areas.
Thin gate oxidation was performed on the capacitor wafers. The target
thickness was 250A. Prior to oxidation the tube and the quartz boat were 02/TCA
cleaned at 1100C for 4 hours. The wafers were BOE etched to remove the
field/pattern oxide and RCA cleaned. The gate oxide process consisted of a
800C push in 5slm dry 02/TCA. The furnace was then ramped to 1000C in
5slm N2. After the ramp a 5 minute oxidation was performed in 5slm dry 02/TCA
and followed by another 15 minutes in 5slm dry 02. The furnace was then cooled
to 800C in 5slm N2 and the wafers pulled. Oxide thickness and SCA
measurements were completed.
Contact lithography and oxide etch were completed on the diode wafers
using level 3 of the metal gate PMOS mask set. After lithography both n+ active
and substrate contacts were open in the photoresist coatings. The field and active
oxide was removed via a BOE etch. The etch time was calculated for the field
oxide which was the thicker of the two oxides. Again a 25% overetch was
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assumed. An 02 plasma ash was utilized to remove photoresist following the
etch.
Aluminum was deposited onto both the capacitor and diode wafers via
evaporation. The diode wafers received a 30 second 50:1 HF dip and spin
rinse/dry prior to deposition in order to remove any native oxide from the
contacts. An Al/Si alloy was used for the diode wafers to prevent spiking of the
n+ to p junctions. Pure aluminum was used for capacitor wafers. Evaporation
was preferred over sputtering for the capacitor wafers because all efforts were
made to avoid exposing the thin oxides to potentially damaging plasma radiation.
The target thickness was 5000A of aluminum.
Metal lithography and etch were completed on the diode wafers using
level 4 of the metal gate PMOS mask set. Capacitors were defined via the RIT
capacitor test mask. A heated (50C) wet metal etch solution was utilized to
remove aluminum left unprotected by photoresist. The etch was completed when
the bubbles disappeared from the wafer surfaces and the metal lines became
visible. Photoresist was removed from the diode wafers via a plasma ash. Wet
solvents were used to remove photoresist from the capacitor wafers. Again, this
was to avoid potentially damaging plasma radiation.
Pure aluminum was evaporated onto the backsides of the capacitor and
diode wafers. Prior to deposition the wafer frontsides were coated with a
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protective layer of resist while oxide was removed from the backsides via a BOE
etch. The resist was ashed from the diode wafers and dissolved by solvents on the
capacitor wafers. The aluminum target thickness was 2500A.
The diode and capacitor processing was completed by a 15 minute 425C
sinter in forming gas (H2/N2). Phase 2 capacitor and diode process data are
located in Appendix A. Following sinter the devices were ready for electrical
evaluation.
Dielectric strength of the capacitor was determined via destructive electric
field breakdown testing using a HP4145 parameter analyzer. Testing was
performed on
800Ku,m2
and
2M(im2
square shaped capacitors. A standard test
pattern was established in order to gather comparable data between capacitors on
different wafers and having various IG fabrication conditions. During the test,
current was monitored while a constant voltage ramp was applied to the capacitor.
Voltage was applied to the gate such that the substrate was in accumulation.
Breakdown was measured at the voltage where current reached 1mA. Dividing
the breakdown voltage by the oxide thickness yielded the electrical field. The
most commonly used unit for field breakdown is MV/cm. Leakage current prior
to destructive dielectric breakdown on 2Mum2 capacitors was determined via a
similar test on the HP4145. Current was measured at a bias of 25 volts.
Histograms were created to identify variations in the breakdown and leakage
distributions between wafers. These highlighted the different breakdown modes
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A, B, or C, where A mode failures represent direct shorts, B mode are mid range,
and C mode near the maximum dielectric strength.
C-V testing was completed on
lOOKum2
circular capacitors via a Keithly
simultaneous high frequency/low frequency system. Total oxide charge and
interface trap density at midgap data were collected. Additionally, plots of
interface trap density versus the band gap were generated. C-t and Zerbst analysis
was also performed using the Keithly apparatus. This provided carrier lifetime
data.
Reverse bias leakage testing on diodes 1 and 3 was accomplished on the
HP4145. This test is similar to the capacitor tests in that current is measured
versus a voltage ramp. For diode 1 the current was measured at 50 volts reverse
bias. Diode 3 leakage was measured at 30 volts reverse bias due to the different
design geometry. Again, a standard test pattern was utilized for comparisons
between different wafers and IG conditions. Histograms were used to identify
differences in distributions.
Ideality testing was performed on diode 1 utilizing the HP4145. The log
of the current was plotted versus voltage just prior to the turn on voltage (-0.6
volts). The slope of a line fit to the experimental curve yielded the ideality factor
as shown in Chapter 2, Equation 4.
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Resistance measurements were made on diffused resistors to verify that
the variations in leakage, breakdown and ideality were not due to differences in
the doping or sheet resistance across the p-n junctions.
PHASE 3 - DIODE OPTIMIZATION AND FURTHER EVALUATIONS
Large leakage currents were evident for the diodes fabricated in phase 2.
Upon further consideration it was realized that the leakage was due an inadvertent
inversion of the p-type wafer surfaces. This was due to the high level of positive
fixed charge in the oxide from the wet oxidation and segregation of boron from
the substrate into the oxide which produces a lightly doped surface region. The
positive fixed charge repelled the majority holes and attracted minority electrons.
Enough electrons were attracted to the surface by the positive oxide charge that
the region of silicon at the wafer surface became n-type. This inversion layer may
produce a variety of effects. If the p-contact of the diode is the wafer backside,
the inverted surface region may act as a source of minority carriers which may
"spill" into the diode depletion region and increase leakage current. If the p-
contact is on the front side, the inversion layer acts as a high conductance channel,
in parallel with the diode, which will increase the total measured current. The
channel also makes the Si02/Si interface part of the "active" device, thus
involving the interface traps and surface recombination velocity phenomenon.
These problems are illustrated in Figure 21.
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FIGURE 21: Cross section illustrating parasitic problems on phase 2
n+ on p diodes.
SUPREM 3 process simulations and electrical threshold voltage extraction
of the parasitic MOS transistor were performed. This indicated a threshold
voltage of approximately -12 volts. Reverse bias testing requires that the n+
diffusions and aluminum connections be biased positively with respect to the
substrate. Thus the parasitic devices were ON.
Modifications were made to the n+ on p substrate diode fabrication process
to minimize the effects of positive field oxide charge and boron segregation. This
included the addition of a BF2 "field Vt
adjust"implant prior to field/pattern
oxidation. This increased the surface boron concentration. The implant dose was
8xl013
cm"2, BF2 at lOOKeV. A 1 hour 1100C anneal was added to the
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field/pattern oxidation before the 1000C wet ox step to diffuse the boron implant
deeper into the silicon and reduce the loss due to the oxidation. SUPREM 3
simulations revealed an improved parasitic threshold voltage of approximately 14
volts indicating the area under the field oxide was no longer inverted.
Additionally, on n diodes were fabricated along with the modified on
p diodes utilizing phosphorous doped (Nd ~ lxl
015
cm"3) <100> substrates. The
p+ regions were formed via implantation ofBF2 at the same dose and energy as the
n+ implant. The p+ on n diodes did not require an additional implant for the field
threshold because phosphorous does not segregate into the oxide. An n+ backside
implant was added to produce an ohmic contact with aluminum. The dose was
3x1 015 cm"2phosphorous at HOKeV. Both diode types were processed together
except for the n+ or p+ implants.
The diodes were fabricated with and without the IG process. Each group
consisted of two wafers each. Thus a total of 8 wafers were processed, 4 p-type
and 4 n-type. The wafer assignments are located in Table 6. Process data for
phase 3 diode fabrication is located in Appendix B.
IG Condition n+ on p wafer # p+ on n wafer #
No Getter 2,4 1,4
Getter 1,3 2,3
TABLE 6: Phase 3 diode wafer number versus IG condition.
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Electrical evaluation was similar to phase 2. Diode 4 was utilized for
reverse bias leakage measurements on both diode types. The larger junction area
was more susceptible to leakage and other anomalies due to contamination. For
the p+ on n diodes leakage was measured at 60 volts reverse bias. Leakage on the
n+ on p diodes was measured at 10 volts reverse bias. The difference in reverse
bias measurements is due to different doping across the p-n junctions for the two
diode types. Ideality testing for both diode types was accomplished using diode 1 .
Reverse bias breakdown of the p-n junctions was also determined. For the p+ on
n diodes this was the voltage required to produce 1mA of current. The n+ on p
diodes broke down at a much larger reverse bias voltage. Breakdown was
measured as the voltage required to produce lOOuA of current. Resistance
measurements were made on diffused resistors to verify that the variations in
leakage, breakdown and ideality were not due to differences in the doping or sheet
resistance across the p-n junctions.
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CHAPTER 4
RESULTS AND DISCUSSION
As stated in Chapter 3 this project was organized and performed in three
phases. In this chapter the experimental results are presented for each stage along
with the corresponding discussion of the results. Chapter 5 will state the
conclusions of these studies and recommendations for future work.
PHASE 1 - IG PROCESS DEVELOPMENT
The substrate used in the nucleation study was analyzed by FTIR and
found to have an [O]; concentration of 43.7ppma. This is relatively high for
silicon wafers used in IC fabrication as most manufacturers specify upper limits
near 35 or 40 ppma for [0]j. The wafers utilized in this work were test grade, not
device. Quality and specifications for test grade substrates are not as stringent.
The study indicated a temperature of 700C produced the greatest amount of bulk
defects, 750C produced the fewest, and 650C produced nearly as many defects
as 700C. SEM micrographs of the 650, 700, and 750C Wright etched sample
cross sections are shown in Figure 22 a, b, and c. Bulk defect density (BDD)
was determined by counting the number of etch pits per surface area where area
was determined by micrograph angle and magnification. The visible defects are
not the actual precipitates and related imperfections but rather pits formed when
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a)
c)
IGURE 22: SEM micrographs (640X) of wafer cross section nucleated at a)650 b)700 and
c)750C (nucleation study - phasel).
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the Wright etch selectively removed material in and around the affected areas.
Because many factors affect nucleation ([0]i, other impurities, cooling rate, etc.)
the nucleation study was investigated with a denuding study to produce a two
level factorial experiment.
The two factor, three level factorial IG experiment was completed and
analyzed. The two factors were nucleation temperature and denuding time and the
experiment is reviewed in Table 7. Table 8 contains the results of [0]i
measurements for the three p-type substrates used in the experiment. This data
indicates very similar values for the substrates, thus minimizing differences due to
varying [0]i concentrations in the starting wafer.
GROUP DENUDE @
1100C
NUCLEATE (4
HOURS)
A 2 HOUR 650 C
B 2 HOUR 700 C
C 2 HOUR 750 C
D 6 HOUR 650 C
E 6 HOUR 700 C
F 6 HOUR 750 C
G 10 HOUR 650 C
H 10 HOUR 700 C
1 10 HOUR 750 C
TABLE 7: Two factor three level experimental design.
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Substrate [0]; ppma
1 32.3
2 31.1
3 32.5
TABLE 8: [0]i on 3 substrates used for 2 factor IG experiment.
Micrographs obtained via a video camera attached to an optical
microscope indicated the presence of a denuded zone and many bulk defects for
all samples. The optical micrographs are shown in Figures 23 through 25. It is
evident that for a 2 hour denude the 650 and 700C nucleations produced more
bulk precipitates than 750C (Figure 23 a, b, and c). This correlates with the
results of the previous nucleation study. The denuded zone is best defined on the
650C nucleation. Some precipitation nearer the surface is evident on the 700C
nucleation. Due to the relatively low bulk defect density (BDD) on the 750C
nucleation the denuded zone appears relatively deep.
The denuded zones were deeper on the 6 hour denuding groups (Figure 24
a, b, and c). BDD did not match with results in the nucleation study or the 2 hour
denuding groups. The 650C nucleation produced fewer bulk defects than 700 or
750C. Because of this the denuded zone depth (DZD) on the 650C sample was
deeper than the other nucleation temperatures. The denuded zone was best
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FIGURE 23: Optical micrographs (100X) of substrate cross section for 2
hour denude with a)650 b)700 or C)750C nucleation.
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FIGURE 24: Optical micrographs (100X) of substrate cross section for 6
hour denude with a)650 b)700 or C)750C nucleation.
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defined on the 700C sample. Several defects were evident nearer the surface (in
the denuded region) for the 750C nucleation.
Results of the 10 hour denuding did not match with the nucleation study or
the other denuding groups. In this case the 650C nucleation created the most
defects while the 700C created the fewest (Figure 25 a, b, and c). DZD did not
appear much deeper than the 6 hour denuding groups. The denuded zone on the
650C sample was not very well defined as there were several large defects nearer
the surface. This was also evident on the 750C sample. DZD on the 700C
sample was effected by the low BDD and appeared deeper.
The BDD and DZD of these samples were analyzed using SEM
micrographs. Analysis area was calculated by positioning the sample
perpendicular to the beam and utilizing the magnification and print size. Thus
BDD could be evaluated by counting the number of defects for a given picture and
dividing by the sample area as determined from the micrograph. DZD was
evaluated by the scale which was included on each micrograph. The SEM
micrographs of the bulk defects and denuded zone for each group are shown in
Figures 26 through 34. Table 9 contains BDD and DZD results for the IG
experiment
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a)
b)
c)
*^mm
FIGURE 25: Optical micrographs (100X) of substrate cross section for 10
hour denude with a)650 b)700 and c)750C nucleation.
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a) BDD (640X, 1/s = lOum, 0 degree)
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b) DZD (320X, 1/s = lOum, 0 degree)
FIGURE 26: SEMmicrographs illustrating a)BDD (640X) and b)DZD
(320X) for Group A (two factor IG experiment - phase 1).
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a) BDD (640X, 1/s = 10pm, 0 degree)
b) DZD (320X, 1/s = 10pm, 0 degree)
FIGURE 27: SEM micrographs illustrating a)BDD (640X) and b)DZD
(320X) for Group B (two factor IG experiment - phase 1).
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a) BDD (640X, 1/s = 10pm, 0 degree)
b) DZD (320X, 1/s = 10pm, 0 degree)
FIGURE 28: SEM micrographs illustrating a)BDD (640X) and b)DZD
(320X) for Group C (two factor IG experiment - phase 1).
57
a) BDD (640X, 1/s = 10pm, 0 degree)
b) DZD (320X, 1/s = 10pm, 0 degree)
FIGURE 29: SEM micrographs illustrating a)BDD (640X) and b)DZD
(320X) for Group D (two factor IG experiment - phase 1).
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a) BDD (640X, 1/s = 10pm, 0 degree)
b) DZD (320X, 1/s = 10pm, 0 degree)
FIGURE 30: SEM micrographs illustrating a)BDD (640X) and b)DZD
(320X) for Group E (two factor IG experiment - phase 1).
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a) BDD (640X, 1/s = 10pm, 0 degree)
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b) DZD (320X, 1/s = 10pm, 0 degree)
FIGURE 31: SEMmicrographs illustrating a)BDD (640X) and b)DZD
(320X) for Group F (two factor IG experiment - phase 1).
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a) BDD (640X, 1/s = 10pm, 0 degree)
b) DZD (320X, 1/s = 10pm, 0 degree)
FIGURE 32: SEMmicrographs illustrating a)BDD (640X) and b)DZD
(320X) for Group G (two factor IG experiment - phase 1).
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a) BDD (640X, 1/s = 10pm, 0 degree)
b) DZD (320X, 1/s = 10pm, 0 degree)
FIGURE 33: SEM micrographs illustrating a)BDD (640X) and b)DZD
(320X) for Group H (two factor IG experiment - phase 1).
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a) BDD (640X, 1/s = 10pm, 0 degree)
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b) DZD (320X, 1/s = 10pm, 0 degree)
FIGURE 34: SEMmicrographs illustrating a)BDD (640X) and b)DZD
(320X) for Group I (two factor IG experiment - phase 1).
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Group
Denude
Hours
Nuc
C
# Defects
Per Print
BDD
KDef/cm2
DZD
um
A 2 650 51 119 15
B 2 700 62 144 10
C 2 750 15 35 30
D 6 650 70 163 25
E 6 700 80 186 15
F 6 750 50 116 5
G 10 650 37 86 15
H 10 700 28 65 25
1 10 750 30 70 30
TABLE 9: BDD and DZD results from IG experiment.
It is also interesting to note the size, shape, and direction of the defects on
the SEM photos. Some of the etch pits for the largest defects were nearly 30 pm
long, as can be seen in Figure 33. The large defects appear to possess
directionality due to the crystalline structure. These may represent stacking faults
formed due to the precipitation process. Other much smaller defects were also
evident, such as those in sample E bulk defect micrograph in Figure 30. These
may be self interstitials and actual precipitates. It appeared that the defect size is
also a function of the IG process. This would make sense considering the energies
required and the mechanisms involved with precipitation.
The group E sample was found to have the greatest BDD and a DZD of
15pm. Since most junction depths for the devices to be fabricated in this work
were less than 2pm, this DZD was more than enough to prohibit precipitation in
the junction areas. Group E factors were a 700C nucleation and 6 hour denude.
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It was decided from this data that phases 2 and 3 would utilize the group E factors
for the IG process.
It was stated previously that the 2 hour denude samples exhibited a good
correlation between the nucleation-only and the denude/nucleate study. Table 9
shows that for these samples a higher BDD value correlates to a lower DZD. This
indicates that diffusion of the defects from the bulk into the denuded zone may be
occurring. The results of the 650 and 700C nucleation with a 6 hour denude step
contradict this trend. Again, it was previously stated that these results did not
match the nucleation-only study. It was observed that the 750C sample had
several defects evident near the surface. The 10 hour denude samples are harder
to explain, and again, the previous results stated the denuded zone boundary is
hard to differentiate due to defects present near the surface.
Based on these results, it is hypothesized that the substrate samples were
contaminated from the denuding furnace. In other words, while we have an out-
diffusion of oxygen, we have an in-diffusion of contaminants. This would explain
why BDD correlated between the nucleation study and the 2 hour denude but did
not correlate with the 6 or 10 hour denuding groups. Most of the contamination
effects are from denuding, not nucleation, because of the higher temperatures
involved. Due to the relatively short 2 hour denuding process the samples were
exposed to the contaminated environment for a shorter time when compared with
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the 6 or 10 hour groups. The effects of impurities in the lattice are discussed in
Chapter 2. The presence of these impurities will affect nucleation.
Table 10 lists the results of [O]; measurements performed on the IG
samples. These correlated somewhat with the microscopy results for the 2 hour
denude groups but generally did not correlate to the 6 and 10 hour groups. Delta
[0]i, or change in interstitial oxygen concentration due to precipitation, verified
700C produced the greatest BDD within the 2 hour denuding groups. This also
correlates with the nucleation study. However, it did not correlate with the
750C nucleation producing the fewest number of precipitates. The data suggests
that the 650C group produced the lowest BDD.
Sample Denude Nucleate [0]i d[0]i
A1 2hr 650 23 9
B2 2hr 700 14 17
C3 2hr 750 19 14
D1 6hr 650 25 8
E1 6hr 700 28 4
F2 6hr 750 12 19
G3 10 hr 650 14 19
H3 10 hr 700 23 10
12 10 hr 750 30 1
TABLE 10: [OL and delta [O]; versus IG group (note sample 1, 2, or 3 refers
to starting substrate).
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The [O]; measurements for the longer denude groups are harder to analyze.
This is most likely due to the contamination issues discussed earlier. The IR
absorption bands can be altered due to the presence of contaminants. The
Motorola MOS 3 facility uses a float zone (FZ) wafer to calibrate their IR tool.
Because FZ material has little [O];, the tool is calibrated to measure zero ppma for
this wafer and all other measurements refer to this calibration. The calibration
wafer is not contaminated, thus [O]; measurements of contaminated samples such
as those from these studies would not be accurate. A contaminated calibration
standard would have to be generated for greater accuracy.
Denuding and nucleation are complicated processes involving out-
diffusion of oxygen, in-diffusion of contamination, and the kinetics of
precipitation and defect growth. Although many issues remain, the 6 hour
denuding, 700C nucleation process was selected for further study via device
fabrication because the results indicated a clean denuded zone with sufficient
depth and many bulk defects for gettering.
PHASE 2 - MOS CAPACITOR AND DIODE EVALUATION
Dielectric breakdown results from the capacitors clearly indicated an
improvement on gettered versus not gettered substrates. Both 800Kpm2 and
2Mpm caps demonstrated fewer A and B mode breakdowns on gettered groups.
A and B mode breakdowns were also more likely on the nucleation-only devices.
This is due to surface precipitation (no denuded zone). Histograms of non-
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gettered, nucleate only, and gettered
800Kum2
capacitor breakdown data are
presented in Figure 35 a, b, and c. Histograms for
2Mpm2
non-gettered and
gettered substrates are shown in Figure 36 a and b.
The maximum or C mode breakdown was found to be near 14 MV/cm.
This is higher than the theoretical breakdown of 10 MV/cm for thermal oxides. As
stated earlier the breakdown field is calculated using the oxide thickness measured
during processing. This data is located in Appendix A. Studies involving
accuracy or repeatability of the process metrology equipment for gate oxides have
not been performed. Thus some variation in the measurement may be expected.
As oxides become thinner the breakdown field increases because charges tunnel
through the oxide creating little or no damage. Finally, the technique utilized for
the measurement could have produced the high C mode breakdown field.
Breakdown was assumed when the capacitor conducted 1mA. This occurred after
destructive breakdown of the dielectric. A smaller breakdown current would
reduce the breakdown field. Additionally, there is likely an IR voltage drop
associated with the 1mA current that has not been subtracted. As the goal was to
make comparisons between different IG conditions, it is believed the methods
utilized herein were sufficient to make relative comparisons between the various
process conditions.
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a)
Dielectric Breakdown - No Getter
800
KumJ Capacitor
10 12 14
Ebd (Hv/cm)
b) I 6
Dielectric Breakdown - Nucleate Only
BOO Kum* Capacitor
< 1
0 2 4 8 10
Ebd (Mv/cm)
c)
Dielectric Breakdown - Getter
800 KpmJ Capacitor
4
0 2 4 6 8 10 12 14
Ebd (Mv/cm)
FIGURE 35: Dielectric breakdown histogram for 800Kpm2 capacitors on a)
non-gettered b) nucleation only and c) gettered substrate.
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FIGURE 36: Dielectric breakdown histogram for 2Mpm2 capacitors on a)
non-gettered and b) gettered substrate.
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Current leakage through the oxide was also affected by gettering.
Measurements on 2Mpm2 capacitors at 25 volts demonstrated higher leakage on
non-gettered substrates as seen from the histograms of leakage data located in
Figure 37 a and b. The 25volts corresponds to an electric field of ~8.6MV/cm.
C-V testing provided good high and low frequency curves on lOOKpm
capacitors. No correlation was found between IG condition and oxide charge
(Qtot), flatband voltage (Vfb), or interface trap density (Dit). A typical CV plot is
shown in Figure 38. Qtot ranged between
6xl010 cm"2
and
3xlOn cm"2for all
conditions. This agrees with SCA data taken during processing. The lack of
correlation may be the result of excess variation produced during the oxidation
process. The gases utilized for furnace processing were not of the highest
electronic grade nor was the quartz tube replaced or chemically cleaned on a
routine basis. Thus charge created during oxidation might have overwhelmed any
signal due to gettering efficiency.
Oxide thickness calculated via CV was somewhat higher than that
measured during processing. Values were generally between 310A and 335A
compared with about 290A for in-line nanospec measurements. This may reflect
the true oxide thickness and further highlight deficiencies with the processing
metrology, or more likely, this reflects inaccuracy in the capacitance
measurement. Ellipsometry of the oxides would help resolve this discrepancy.
71
The calculation relies on an accurate area and area varies due to processing
conditions such as photolithography and etch.
No correlation between IG conditions and minority carrier lifetime was
found with C-T testing and Zerbst analysis. Carrier lifetime calculated via the
Zerbst plots did not correlate with IG conditions and yielded values in the nano
second range. This was due to the use of p-type substrates. Similar to the n+ to p
diode, positive oxide charge produced by the gate oxidation mechanisms caused
near inversion conditions in the p-type substrate due to majority carrier repulsion.
Thus when the C-T test was performed carriers were supplied by the inverted
region, not from deeper in the substrate, and corrupted the measurement. The use
of an n-type substrate or a guard band structure to minimize the effects of the
surrounding surface regions would correct this problem. Additionally, no
correlation was found for lifetime calculated via SCA during processing. The
SCA incorporates a guard band structure to minimize effects from areas
surrounding the measurement. This lack of correlation may be due to heavy
contamination introduced during processing. Though extreme care was taken to
avoid contamination all it takes is one careless or untrained individual to
permanently contaminate a piece of equipment. Equipment such as the furnaces
have been used for several years and have a verifiable record of repeated
contamination incidents.
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FIGURE 37: Dielectric leakage histograms for 2Mpm2 capacitors on a) non-
gettered and b) gettered substrate.
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FIGURE 38: Example of high frequency and low frequency CV Plot.
Appendix A contains processing data for the p/n diodes fabricated during
this phase. Normal characteristic curves were obtained for the diodes. As
expected the forward bias turn on voltage was near 0.7 volts. Further testing
revealed abnormally high reverse bias leakage currents in the pA range for all IG
conditions and diode designs. The high leakage was due to parasitic inversion
layer due to positive Qox and p-type substrate discussed in Chapter 3 and is
highlighted in Figure 21. Leakage testing was completed using diode design #1
on non-gettered and gettered substrates. Reverse bias leakage was determined at -
50 volts. Because of the large leakage current correlation to IG condition was
difficult. Generally, the gettered samples produced individual devices with the
least leakage. But, the average leakage on the non-gettered substrates was lower
then on gettered substrates. The data was organized into a matrix of the 6 column
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by 6 row die test pattern. This showed leakage was highest towards the outer
diameter of the substrate. Tables 11 and 12 contain matrix data for non-gettered
and gettered substrates. Missing data in the matrix is due to physically defective
devices. Bold framed data highlights any leakage measurement less than lOpA.
Notice that only the gettered matrix contains bold data. Also notice that the
leakage on the outer rows and columns of the gettered matrix is higher when
compared to the non-gettered sample. This explains why the average leakage is
higher on the gettered substrate.
left right
top 13.2 17.9 14.5 14.7 21.5 57.2
13.3 17.1 17.2 20.5 32.2 49.3
21.8 20.5 20.6 37.2 43.6 72.1
27.0 26.5 23.1 31.1 49.5 48.1
55.7 31.6 33.1 35.0 43.1 40.2
bottom 82.8 84.0 87.5 139.8 248.3
TABLE 11: Leakage (in pA) versus wafer position matrix for non gettered
substrate.
left right
top 26.7 68.7 178.2
69.1 21.3 9.2 19.4 47.0 197.2
76.7 20.8 14.1 9.00 28.3 144.5
89.5 44.0 15.0 20.2 41.7 148.8
211.6 87.12 43.8 36.4 72.9 187.7
bottom 547.6 289.6 182.4 124.7 189.1 328.5
TABLE 12: Leakage (in pA) versus wafer position matrix for gettered
substrate.
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Furnace contamination is the most likely cause of the higher leakage near
the substrate edges. The wafer is positioned in the furnace such that the edges are
closest to the contaminated quartz tube and boat. As already stated several
verifiable furnace contamination incidents have been reported. This also explains
why edge leakage on the gettered substrate was worse. The gettering process
exposed the substrate to an additional 6 hours of high temperature processing
allowing diffusion of furnace contamination into the wafer. Histograms of the
data from Tables 11 and 12 are located in Figure 39 a and b. These illustrate
the leakage differences already discussed.
Diode reverse bias breakdown was measured near 75 volts for all IG
conditions. Due to the observed leakage problems an in depth analysis was not
performed. Junction breakdowns were further analyzed in phase 3.
Excessive leakage affected the ideality of the diodes. An ideality factor
near 1 is desired. These diodes demonstrated values closer to 2, which is
indicative of recombination. Graphs of ideality versus substrate position down the
center column of die from top to bottom are located in Figure 40 a and b. The
measurement was performed on diode design #1. It is clear that ideality was best
towards the center of the substrates. A sample HP4145 plot of an ideality test is
included in Figure 41. Again, a correlation between IG conditions was difficult.
Ideality appeared better (closer to 1) on the non gettered substrate. Measurements
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on a diffused resistor indicated very similar sheet resistance of the n+ diffusions
between the substrates. Resistance ranged between 147 and 156 ohms for all
substrates. Thus effects due to varying sheet resistance are assumed minimal.
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FIGURE 39: Diode leakage histogram for a) non-gettered and b) gettered
substrate.
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FIGURE 40: Diode ideality as measured down the center column of die for a)
non-gettered and b) gettered substrate.
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FIGURE 41: Diode ideality plot from HP4145.
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PHASE 3 - DIODE OPTIMIZATION AND FURTHER EVALUATIONS
As discussed in Chapter 3, reverse bias leakage was greatly reduced for the
n+ on p substrate diodes by the addition of the BF2 field implant and re-
engineered field/pattern oxidation. Reverse bias leakage now appeared in the nA
range for both the redesigned n+ on p and the new p+ on n diodes. The redesign
altered the reverse bias breakdown characteristics of the n+ on p diodes. This is
due to the higher substrate doping near the surface caused by the BF2 implant.
Reverse bias breakdown will be discussed in more detail later.
Due to the large junction size leakage testing was performed on diode
design #4. A larger junction area provides a better opportunity to incorporate
contamination or a precipitate. Matrices of leakage versus measurement position
for the n+ on p diodes correlated with those in phase 2. Leakage was measured at
10 instead of 50volts reverse bias used in phase 2. This was because the n+ on p
doping characteristics were changed by the additional implant. The highest
leakage currents were observed towards the edge of the substrates. See Tables 13
and 14 for leakage versus position data for non gettered and gettered n+ on p
diodes.
The data indicates the gettered substrate obtained the lowest leakage
currents. Again the average leakage per substrate was skewed from furnace
contamination effects near the edge. This is very evident on the gettered
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left right
crown 22.1 20.1 22.6 20.9 37.2 135.7
top 17.9 17.7 18 19.3 19.7 22.7
18.6 20.5 20.9 21.7 21.8 20.2
20.8 21.3 21.9 20.6 20.4 19.5
20.8 22.3 22.7 20.1 20.8 20.2
20.2 22.1 24.7 21.6 23.4 25.4
bottom 22.5 21.4 21.7 22.5 20.9 19.6
flat 3.5E+05 23.3 30.4 19.8 34.7 20.0
TABLE 13: Reverse bias leakage (nA) versus position for non gettered n+ on
p diode.
left right
crown 143 18.9 30.5 23.9 63.8 24.5
top 957.9 16.2 17.0 16.2 17.5 17.1
1.7E+03 17.8 17.4 91.5 18.0 17.5
215.8 18.2 14.6 18.5 18.8 18.8
17.31 18.9 18.2 14.4 19.1 20.1
7.2E+05 17.1 13.4 17.2 17.7 18.0
bottom 16.7 17.3 3.9E+05 5.8E+03 1 .4E+05 167.8
flat 4.9E+05 17.2 17.8 539.2 6.5E+03 16.5
TABLE 14: Reverse bias leakage (nA) versus position for gettered n+ on p
diode.
substrate. Again, additional furnace processing due to gettering caused greater
contamination near the edges due to the quartz tube and boat. Histograms of this
data are presented in Figure 42 a and b. The histograms verify that the gettered
substrate yielded the lowest leakage but tailed off towards higher values due to
edge contamination.
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Similar leakage results were evident for the p+ on n diodes. Leakage
tended to be slightly higher than the n+ on p devices. This was due to differences
in doping and junction depth. Leakage was measured at 60volts reverse bias.
Tables 15 and 16 list leakage versus position matrix data for non gettered and
gettered p+ on n diodes. Again, the lowest leakages were obtained from the
gettered substrate but the average was skewed due to edge contamination effects.
Histograms for this data are located in Figure 43 a and b. The histograms
demonstrate dramatically the differences between non-gettered and gettered
devices.
top
crown
flat
bottom
left right
34.3 18.7 22.7 55.4 23.8 17.1
60.5 57.8 62.7 60.1 61.4 91.4
65.6 71.1 74.0 66.0 63.0 72.0
67.1 67.4 68.5 65.0 64.5 69.3
66.0 71.9 72.2 69.8 65.1 6.0E+05
35.7 41.1 63.9 34.8 44.0 125
25.2 32.0 61.9 35.4 61.4 68.1
16.1 17.7 21.1 28.0 25.8 3.4E+04
TABLE 15: Reverse bias leakage (nA) versus position for non gettered p+ on
n diode.
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top
crown
flat
bottom
left right
106.7 109.2 228 337 261.1 3.8E+03
33.6 44.4 19.3 67.0 2.1E+05 4.4E+04
54.5 84.6 125.1 108.2 3.1E+03 72.2
29.1 44.9 47 50.8 55.1 56.5
16.9 11.2 17.4 17.4 17.0 16.3
15.4 16.6 16.6 16.2 16.4 15.7
15.4 16.9 15.6 16.0 15.6 16.2
7.0E+05 14.8 15.1 15.4 15.3 1 .8E+05
TABLE 16: Reverse bias leakage (nA) versus position for gettered p+ on n
diode.
Reverse bias breakdown voltages were vastly different between the two
diode types. This was due to different doping across the junctions. The BF2
implant incorporated into the n+ on p diodes decreased the breakdown voltage
dramatically. Values between 12 and 13volts were measured (at 1mA). This was
related to the junction depletion region. A correlation between IG conditions was
not found. Breakdown on the p+ on n diodes was near or above 100 volts.
Avalanche breakdown was not achieved on most measurements due the capability
of the HP4145. More 100+ volt breakdowns were measured on the non gettered
p+ on n diodes. Again, edge effects due to contamination were to blame.
Ideality factors were vastly improved from phase 2, with values much
closer to 1. In all but one measurement ideality was below 1. Measurements were
taken down the center column of die for each substrate. A correlation between IG
condition was noted for the n+ on p diodes. Ideality appeared slightly
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FIGURE 42: Leakage histogram for n+ to p diode on a) non-gettered and b)
gettered substrate.
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FIGURE 43: Leakage histogram for p+ to n diode on a) non-gettered and b)
gettered substrate.
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lower on the gettered devices. However, the non-gettered devices were closer to
1. Graphs of ideality versus column position for non-gettered and gettered n+ on
p diodes are located in Figure 44 a and b. It is not understood which ideality is
more desirable. The main point of this study is to highlight differences and if
possible improvements between IG conditions.
An ideality correlation for the p+ on n diodes was difficult to determine.
A larger variation was noted on the gettered devices. This may be a telltale
signature of the contamination effects already discussed. Ideality versus column
position graphs are located in Figure 45 a and b. Low ideality values are located
at the top of the column for the gettered devices. This points a suspicious finger
at the edge contamination effects.
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Diode Ideality - Non Gettered n+ to p (down center column)
2 3 4 5 6 7 8 9 10 11 12 13 14 15
position (top to bottom)
b)
Diode Ideality - Gettered n+ on p (down center column)
5 6 7 8 9 10 11
position (top to bottom)
12 13 14 15
FIGURE 44: Ideality as measured down the center column of die for n+ to p
diode on a) non-gettered and b) gettered substrate.
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Diode Ideality - Non Gettered p+ on n (down center column)
2 3 4 5 6 7 8 9 10 11 12 13 14 15
position (top to bottom)
b)
Diode ideality - Gettered p+ on n (down center column)
2 3 4 5 6 7 8 9 10 11 12 13 14 15
position (top to bottom)
FIGURE 45: Ideality as measured down center column of die for p+ to n
diode on a) non-gettered and b) gettered substrate.
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CHAPTER 5
CONCLUSIONS AND RECOMMENDATIONS
The effects of nucleation temperature and denuding time on an IG process
were studied. SEM and optical micrographs verified the presence of bulk defects
and a denuded zone. A 700C nucleation produced the greatest amount of bulk
defects when compared to 650 or 750C. Generally, DZD increased from 2 to 6
hour denuding cycles. This did not continue for the 10 hour cycle. FTIR
measurements verified the decrease in [0]i due to precipitation which showed a
correlation with optical analysis for 2 hour denuding/nucleation . This correlation
was not evident for either 6 or 10 hour denuding/nucleation. The key conclusion
drawn from this work is that furnace impurities may be diffusing into the wafers
during the high temperature denuding cycles and competing whith the formation
of the high quality denuded zone.
MOS capacitors fabricated on gettered substrates clearly demonstrated
higher dielectric breakdown and lower leakage currents when compared with non-
gettered substrates. No correlation to IG condition was found for CV or SCA
analysis. Lifetime analysis via C-T and Zerbst measurements was not applicable
due to the effects of surface depletion in the lightly doped p-type substrates used
for capacitor fabrication.
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Leakage current was very high and ideality factor close to 2 on the initial
fabrication of n+/p diodes. This was due to the parasitic field threshold effects. A
second fabrication run incorporating an additional field adjust implant was
required to produce less leaky and more ideal diodes. Additionally, p+/n substrate
diodes were produced. Diode leakage was minimized on gettered substrates,
though average leakage was lower on non-gettered substrates because of center-
to-edge variation in the gettered samples. Ideality was closest to 1 near the center
of the substrates and also varied toward the edges. Correlation to was difficult.
No correlation between IG condition and reverse bias breakdown was noted.
Much of the data indicates that a diffusion of contamination due to the
furnace equipment is competing with the IG process. This is most likely why the
10 hour denude did not correlate with 2 or 6 hour cycles and appeared to result in
a poorer denuded zone. This also explains why IR [0]i measurements did not
correlate with longer denuding cycles. Diodes were more leaky towards the edge
of gettered substrates. The edge of the substrate is closest to the quartz boat and
tube when it's loaded into the furnace.
Other studies are recommended. Among those, studying the effects of an
IG process on MOS and bipolar transistor operation, and also repeating some of
the nucleation and denuding work using uncontaminated furnaces. Fabrication of
MOS capacitors on n-type substrates would make lifetime testing via SCA and/or
C-T and Zerbst analysis more viable.
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APPENDIX A: Phase 2 Capacitor and Diode Processing
Data
Position
Wafer Center Flat (bot) Left Crown Right Ave
Cap #2 676A 683A 68lA 70lA 682A 685A
Cap #5 682A 703A 683A 700A 698A 687A
Diode #3 68lA 694A 700A 689A 684A 690A
Diode #5 678A 702A 697A 700A 686A 693A
TABLE: Oxide thickness following denuding.
Wafer Nsc cm-3 Oox cm-2 Dit cm-2 Ts uSec
CaD#2 3.35 E 14 5.07 Ell 1.21 Ell 65
CaD#5 3.65 E 1 1 6.02 E 1 1 1.54 Ell 65
Diode #3 3.95 E 14 5.31 Ell 1.38E11 73
Diode #5 4.14 E 14 5.70 Ell 1.55 Ell 71
TABLE: SCA measurements following denuding.
Wafer Nsc cm-3 Oox cm-2 Dit cm-2 Ts uSec
CaD#2 3.44 E 14 1.06 Ell 1.54Ell 158
CaD#5 2.61 E 14 9.97 Ell 3.91 Ell 75
Diode #3 2.97 E 14 7.42 E 1 1 2.16E11 67
Diode #4 3.75 E 14 1.13 E 11 2.74 E 1 1 203
TABLE: SCA measurement following nucleation (cap #3 and diode #4
nucleate only).
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Position
Wafer Center Flat (bot) Left Crown Right Ave
CaD#l 3928A 4048A 3949A 387lA 3956A 3951A
CaD#2 3980A 4157A 4009A 3926A 4048A 4024A
Can #3 4209A 4275A 4114A 4021A 4370A 4 198A
Cap #4 3875A 3961A 3961A 3856A 4003A 3931A
Cap #5 4505A 4595A 4488A 4430A 4633A 4530A
Cap #6 3859A 3922A 3886A 3871A 3886A 3874A
Diode #1 3831A 3900A 3852A 3724A 3838A 3829A
Diode #2 4083A 4232A 4075A 3998A 4121A 4 102A
Diode #3 4379A 4415A 4312A 4267A 4372A 4349A
Diode #4 3889A 4000A 3906A 3840A 3927A 3912A
Diode #5 4173A 4280A 4245A 4142A 4206A 4209A
Diode #6 3758A 3886A 3779A 3725A 3883A 3796A
TABLE: Oxide thickness following field/pattern oxidation.
Wafer Nsc cm-3 Oox cm-2 Dit cm-2 Ts uSec
Cap#l 2.91 E 14 3.22 Ell 2.49 Ell 105
Cap #2 1.92 E 14 3.34 Ell 3.28 Ell 55
Can #3 3.92 E 14 3.80 Ell 2.24 Ell 73
Can #4 5.10 E 14 3.27 E 1 1 1.85 Ell 126
Cap #5 2.75 E 14 3.30 Ell 3.64 Ell 54
Cap #6 2.42 E 14 3.02 Ell 2.76 Ell 79
TABLE: Capacitor SCA measurement following field/pattern
oxidation.
Wafer Field Ox n+Ox
Diode #1 4794A 2824A
Diode #2 4998A 2662A
Diode #3 5269A 2788A
Diode #4 4885A 2191k
Diode #5 515lA 2855A
Diode #6 4802A 2839A
TABLE: Diode field and n+ oxide thickness following implant anneal.
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Wafer
Cao#l
Cap #2
Cap #3
Cap #4
Cap #5
Cap #6
Gate Ox
288A
294A
290A
294A
29lA
290A
TABLE: Capacitor gate oxide thickness.
Wafer Nsc cm-3 Oox cm-2 Dit cm-2 Ts uSec IG
Cap#l 3.29 E 14 7.03 E 10 4.29 E 10 89 Nuc only
Cap #2 2.13 E 14 9.71 E 10 7.24 E 10 73 Getter
Cap #3 3.69 E 14 9.78 E 10 3.96 E 10 33 Nuc only
Cap #4 2.83 E 14 9.43 E 10 5.11 E 10 115 No getter
Cap #5 2.27 E 14 6.93 E 10 7.31 E 10 76 Getter
Cap #6 3.02 E 14 1.12E11 5.41 E 10 90 79
TABLE: Capacitor SCA measurements following gate oxidation.
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APPENDIX B: Phase 3 Diode Processing Data
Wafer Field Ox
n 5134A
D 4789A
TABLE: Field / Pattern oxide thickness.
Wafer Nsc cm-3 Oox cm-2 Dit cm-2 Ts uSec IG
n sub #1 2.18 E 14 3.11 Ell 2.15 Ell 132 No getter
n sub #2 8.60 E 14 4.87 Ell 5.94 E 10 89 Getter
n sub #3 6.93 E 14 2.50Ell 7.40 E 10 33 Getter
n sub #4 3.44 E 14 2.17E11 6.49 E 10 115 No getter
TABLE: SCA measurement on n substrates following field / pattern
oxidation.
Wafer Field Ox n+ or p+
p sub #1 5629A 2554A
p sub #2 5490A 2565A
p sub #3 5423A 2586A
p sub #4 5553A 2557A
n sub #1 5786A 2709A
n sub #2 5885A 2643A
n sub #3 5938A 2646A
n sub #4 5802A 2640A
TABLE: Field and active oxide thickness following anneal.
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